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ABSTRACT 
A chip architecture that integrates an optical sensor and a 
pixel level processing element based on binary stochastic 
arithmetic is proposed. The optical sensor is formed by an 
array of fully connected pixels, and each pixel contains a 
sensing element and a Pulse Frequency Modulator (PFM) 
converting the incident light to bit streams of identical pulses. 
The processing element is based on binary stochastic arith- 
metic to perform signal processing operations on the fo- 
cal plane VLSI circuit. A 96 x 64 CMOS image sensor 
is fabricated using 0 . 5 p m  CMOS technology and achieves 
29 x 29pm pixel size at 15% fill factor. 
1. INTRODUCTION 
Pixel level processing and pixel level ADC are at the centre 
of Smart Integration Solution system research. The intro- 
duction of ADC at the pixel level will permit all of the post 
pixel signal processing to be performed digitally, thereby, 
significantly reducing the amount of analog circuitry required. 
The addition of pixel level memory allows imaging data 
to be stored locally and accessed in a manner similar to stan- 
dard DRAM memory. Therefore, the trend towards higher 
transistor densities with each successive semiconductor tech- 
nology generation makes it highly probable that image sen- 
sors using pixel level ADC will be widespread in the near 
future. However, the operation voltage decreases accompa- 
nied with such a deep sub-micron process, and it may di- 
rectly affect the signal quality and thus deteriorate a signal- 
to-noise-ratio (SNR). In addition, the area of a photodiode 
decreases as the process rule becomes fine, and consequently 
the signal capacity in the photodiode decreases, which also 
causes to degrade the SNR. 
Thus, the big challenge today is to develop robust smart 
image sensor architecture that can deal with low operation 
voltage and reduced photodiode area. 
Pulse coded arithmetic and stochastic neural arithmetic 
are biologically i,nspired networks that have been extensively 
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studied and have been used for characters recognition and 
pattern recognition tasks [l]. However, most of the work 
on stochastic arithmetic is limited to software implementa- 
tion and simulation and very little work was reported on the 
hardware implementation. 
In this paper we present a robust smart image sensor ar- 
chitecture with fully connected pixel level stochastic arith- 
metic processor. The sensor is capable of image capture 
as well as image computation. In Section 2 of this paper 
we will present the pixel architecture, we will demonstrate 
that Pulse Frequency Modulation (PFM) is well compati- 
ble with digital logic circuits and robust against noise. It 
is essentially digital circuits, thus deep sub-micron technol- 
ogy is applicable to it and the operation voltage hardly af- 
fects the SNR. In Section 3, we present the concept of using 
stochastic arithmetic on the focal plane VLSI image sensor 
circuit, simulation results of the MATLAB model of the sen- 
sor performing image capture and contrast enhancement is 
presented. In the next Section we describe the image sensor 
implementation and the characteristic of the testing proto- 
type. Finally in Section 5 we present the conclusion. 
2. PIXEL LEVEL CONVERSION 
The main advantage of our pixel level conversion method is 
that the circuit is essentially digital well suitable for deep- 
micron technology. Another advantage, the output is pulse 
train which means the operation voltage hardly affects the 
SNR. As illustrated in Figure. 1, the pixel architecture con- 
sists of a sensing element(n+psub photodiode PD) a reset 
circuit, and a clocked comparator. 
2.1. Pixel Functionality 
The photodiode acts as a variable current source controlled 
by the input light intensity and is charged through the reset 
transistor M1. The gate of M1 is switched by the feedback 
of the: inverted comparator output. The analog value of the 
light intensity is then consequently converted into a pulse 
train coded signal. Figure. 2 demonstrates SPICE simu- 
lation of the functional operation of the pixel. The volt- 
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Figure 1 : Image capture pixel architecture. 
Figure 2: Pixel functionality SPICE simulation. 
age VD across the node of the photodiode is compared to a 
programmable clocked comparator reference voltage Vref ,  
as light illuminates PD, VD gradually drops from the bias 
voltage of the reset transistor M1 by the photocurrent and 
finally reaches Vrej, this operation will switch the output of 
the comparator and the feedback circuit will reset the pho- 
todiode node to V d d .  In this case, if I p h  and CD represent 
the photocurrent and the photodiode internal1 capacitor, re- 
spectively, we can express the oscillating frequency f as: 
where TD represents the integration time, it describes the 
time needed for the photodiode to discharge from V, (the 
bias voltage of the reset transistor) to Vref .  From Eq. (1) it 
can be concluded that the oscillation frequency f ,  or the fir- 
ing rate, increases if the input light intensity becomes large 
and the size of the photodiode becomes small. This there- 
fore makes this type of oscillating pixels suitable for low 
voltage operations and deep sub-micron technology. A large 
well capacity is no longer necessary, this is mainly because 
of the reuse of the well capacity during integration due to 
these oscillations. 
In order to achieve a programmable high dynamic range 
and adaptation to different lighting conditions, we devel- 
Figure 3: Photodiode linear characteristic. 
oped a compact programmable counter and windowing read- 
out strategy to achieve high frame rate imaging capabil- 
ity. It is possible to control the counter to adapt the dy- 
namic range to different lighting condition or to extend the 
dynamic range to values over 100 db. This can be easily 
demonstrated by the following equations: 
then the counting period can be expressed as follow: 
(3) (vr - K e f )  CO Tcount = N p u l s e  x 
Iphmaz 
in our case Npulse = 2 n .  By controlling Tcount we can 
optimize the dynamic range for different lighting conditions 
as well as the conversion speed. The minimum detection 
limit can be determined by the dark current as well as the 
leak current of the reset transistor, the minimum frequency 
can be given by: 
(4) 
If we assume that the leakage current of the photodiode is 
few fA, the minimum frequency can be estimated to 10Hz. 
Thus, by exploring Eq. 4, we can conclude that the dynamic 
range can be expanded by adaptively changing the voltage. 
However, in order to take full advantage of the pixel archi- 
tecture, a sensor callibrating faze is very important to gener- 
ate the external signals needed to achieve the expected dy- 
namic range. Figure. 3 illustrates the linearity of the photo- 
diode. 
2.2. Clocked comparator 
The heart of the bit stream conversion at the pixel level is 
a dynamic latch type comparator. This type of circuits are 
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Figure 4: Clocked comparator. 
commonly used in DRAM'S and SRAM's as a sense ampli- 
fier. When it's applied as a comparator, a dramatic reduction 
in the power dissipation can be expected. Figure. 4 shows 
the schematic of the comparator used. When the clock pulse 
is low, the supply current is cut off and the outputs are con- 
nected to V d d  through switches P 3  and P4, the input tran- 
sistors N 3  and N 4  are in triode mode. When a signal is 
applied to these two MOS gates differentially and the clock 
pulse goes high, the output of the stronger side N 3  and N4 
is pulled down more strongly than the other side. This will 
cause the latch to flip to one of the two stable states. 
3. PIXEL LEVEL STOCHASTIC ARITHMETIC 
The main objective of this work is the development of smart 
imaging devices with programmable processing capability 
in this section we describe the principle behind pixel level 
stochastic arithmetic. 
Given a set of analog (pixel input) inputs, they are stochas- 
tically converted using the frequency modulator, then pro- 
cessed, and finally recovered from the stochastic pulse stream 
as a digital value. The main advantage of the stochastic 
processing system is the possibility of doing pseudo-analog 
functions working with the value of the pulse stream, but 
with a digital implementation. It is well known that a prob- 
ability cannot be exactly measured but only estimated as 
the relative frequency of "high" levels in a long enough se- 
quence. As a consequence, the stochastic computing intro- 
duces errors in the form of variance when we attempt to 
estimate the number from the sequence. 
If Z = xi 4 the relative frequency of 1s in n pulse se- 
quence XI, X2 .... x,. Expectation value and variance of Z 
are given respectively by 
n 
E[Z]  = ( 5 )  
I n  
Figure 5: Pixel layout. 
Where p, and g, are the mean value and the typical devia- 
tion respectively for each X,.  
From figure. 2 the pixel functionality can be described 
as detection of presence or absence of a signal on each clock 
cycle. This result on streams of Bernoulli probability P, = 
p ( z ,  = 1) on each clock cycle. As expressed in Eq. 7, P, is 
determined by the relative magnitude of the expected signal 
to the V,,, of the comparator, and by the variance of the 
zero mean gaussian noise on the signal. 
00 ( u ; " V ~ ) z d v  
P, = ___ (7 1 Jm ' S e  v,,, 
The integration imager communications involve only se- 
rial bit streams of identical pulses. The main advantage 
of stochastic computing is the similarity between Boolean 
algebra and statistical algebra. When a stochastic signal 
Sgn(t) is multiplied by weighting coefficient 0 5 w _< 1, 
the multiplication can be achieved by using a simple A N D  
gate. ,4ddition of two stochastic signals Sgnl( t )  and Sgn2(t) 
can be obtained by combining them in an O R  gate [2] .  Each 
pixel involve an A N D  gate to perform the weighted multi- 
plication. None of these operations affects the SNR of the 
resulting signal [ 2 ] .  It is possible by using a suitable dis- 
tributed architecture at the pixel level and with minimum 
hardware to perform a weighted sum which is the standard 
task in image processing, such as low-pass filtering, removal 
isolated nonzero pixels, or edge detection. 
In order to prove the concept of stochastic arithmetic 
we built a model of the sensor in Matlab (Simulink) to emu- 
late the behavior of the intelligent CMOS digital pixel. The 
main objective of the model is to generate hyper-spectral 
test images from synthetic scenes with the introduction of 
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Figure 7: The CMOS imager prototype. 
Figure 6: Simulation of the MATLAB model of the sensor. 
SIC” using pulse stochastic arithmetic 
the physics-based model of the optical and CMOS solid- 
state elements of the imager. The stochastic arithmetic op- 
erations were based on the SICNN contrast enhancement 
algorithm we introduced in [3]. Equation. 8 illustrates the 
mathematical equation of SICNN. 
Where xij  represents the SICNN output pixel, Iij is the in- 
put pixel, aij(= 1) isaconstant; the term Ck,lEN,(C) z v i j I k l  
represents a convolution operation or the weighted sum. For 
simplicity reasons the convolution mask used is, 
w = [  i i i ]  
Figure. 6 shows the simulation results of the sensor model. 
5. SUMMARY AND FUTURE WORK 
In this paper the authors introduced a robust pixel architec- 
ture suitable for deep submicron technology demonstrating 
an adaptive wide dynamic range exceeding 100 db without 
affecting the SNR. We demonstrated that it is possible to 
take advantage of the concept of stochastic arithmetic to im- 
plement complex image processing algorithms. To the best 
of our knowledge this paper is the first in demonstrating a 
pixel level stochastic arithmetic. As mentioned earlier the 
main advantage of the stochastic processing system is the 
possibility of doing pseudo-analog functions using the val- 
ues of the pulse stream, but with digital implementation. 
More issues related to deep sub micron technology need 
to be addressed in the future. We predict that digital pixel ar- 
chitecture (DPS) technology will flourish with the availabil- 
ity of photodectors characterization data from foundaries, 
and the development of new sensors introducing pixel level 
stochastic arithmetic, this situation will lead to the establish- 
ment of an advanced technology taking over the dominance 
of CCDs. 
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